Configuration
Language
Mode
Top Module
Auto-detected from testbench
Simulation
Diagnostics
Command Preview Reset
$
design.sv
testbench.sv
Log Output
Ready. Configure options and press Run Simulation.
FSiMX Wave
Run a simulation with VCD dump enabled, then view waveforms here.
Examples
Select an example from the tree to preview it.